Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
18 years ago

Cyclone III AS configuration bizarreness

I am using a cyclone III (EP3C25F324C8N) with an EPCS16 configuration device. I am programming the configuration device through the FPGA with the serial flash loader. The problem is that the Cyc...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
14 years ago

It could be because you have bad overshoots on the clock signal that disturb the configuration. Just connecting something adds enough parasitical capacitance to smooth the signal. You can try and add a small resistor in series with the dclk signal or a small capacitor in parallel. If you have a scope with an attenuated probe that has a lower capacitance, maybe you can try and observe the signal without disturbing it.