Altera_ForumHonored Contributor13 years agocyclone iii altlvds_tx and altlvds_rx? i want to use altlvds_tx to transmit 16 bit data,so i set 2 channels,the deserialization factor is 8, ues externel pll. the data rate is 160Mpbs. so the pll has two output clocks,c0 and c1, c0 is...Show More
Recent DiscussionsCyclone-V SCFIFO - adding ECC to M10K/MLAB/Auto memoryWill serialization factor of 6 in LVDS serdes IP be supported in the future on Agilex5?System PLL of Agliex5 PCIE example design cannot be locked after configurationJTAG Chain Broken on Agilex 7-I Dev KitRequest for Cyclone V Pinout File Information