Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
13 years ago

cyclone iii altlvds_tx and altlvds_rx?

i want to use altlvds_tx to transmit 16 bit data,so i set 2 channels,the deserialization factor is 8, ues externel pll. the data rate is 160Mpbs. so the pll has two output clocks,c0 and c1, c0 is...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
13 years ago

Common sense suggests that the slow clock (frame clock) of 20 MHz must be transmitted along with the data to synchronize the receiver unequivocally. It can be output by altlvds_tx.