Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
14 years ago

Cyclone III & EPCS16 configuration / DCLK signal

I have a question about the configuration of a Cyclone III with a EPCS16 in AS mode. I have 8 prototype boards for development. JTAG program debugs OK. The POR configuration fails on 2 boards a...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
11 years ago

I am seeing this problem now. Anyone else see this. My concern is that the ALTERA documentation says a maximum of 15pf on the DCLK pin, what can this really be?