Forum Discussion
Altera_Forum
Honored Contributor
18 years agoDear jmaniac
I know the problem you refer to, we seem to have a more serious problem than that. The FPGA won't generate DCLK at power up and will not try to read from the EPCS even when we drop n_config. Very odd for a device. Stefanos