Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
11 years ago

Cyclone 5 : TCO, TSU, TH parameters for time quest analysis

Hi, I'm working on DE1 board with a cyclone V FPGA to make convolution. I'would like tu use Time quest analysis timing and write a constraint file but i've didn't found any information on : T...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
11 years ago

fpga tSU/tH at inputs and tCO at output is configurable. Once you enter external device/board delay values you get a pass/fail plus fpga parameters