Altera_ForumHonored Contributor15 years agoCyclone 4 with DDR memory interface? Hi. Having used FPGA's since the dark ages, I am making a decision to use either the Cyclone 4 or the Cyclone 3 with a NIOS II processor core. This is NOT a NIOS question. I have been reading...Show More
Altera_ForumHonored Contributor15 years agodoesn't the table imply that CIII and CIV do not have parallel OCT?
Recent DiscussionsAvalon-ST configuration with Agilex 3 failsCyclone IV E – PLL Power Track Width Recommendation ClarificationJTAG Chain Broken on Agilex 7-I Dev KitQuestionQuartus Prime Pro 25.1 fatal error during fitter: Windows "Efficiency mode" required