Altera_ForumHonored Contributor15 years agoCyclone 4 I/O pin configuration I am using Cyclone 4 FPGA (ep4ce15) for my design. During the power ON all the I/O pin are getting pulled to high through internal pull up. is there any way , i can pull down all the I/O pin to groun...Show More
Altera_ForumHonored Contributor15 years agoNo, you can only change the state of the pins after configuration.
Recent DiscussionsLooking for the Document ID 854068SolvedAbout floating voltage of the Agilex 3 power on resetSuggestion of carry chain type TDC of Cyclone 10 GX FPGA chipsIP components used in the design have conflicting settings. Intel PCIE Ftile MCDMAImplementation of lower data rate.