Forum Discussion

ADTL_belveera's avatar
ADTL_belveera
Icon for New Contributor rankNew Contributor
4 years ago

Cyclone 10GX device DDR3L & Parallel Flash devices pinouts

We are using the Cyclone 10GX FPGA device 10CX105YF672I5G along with Micron make DDR3L device MT41K128M16JT-125 and Spansion make 16-bit NIOS compatible CFI Flash device S29GL256P10TFI010 in our de...
ADTL_belveera's avatar
ADTL_belveera
Icon for New Contributor rankNew Contributor
4 years ago

Hi,

Thanks for your prompt reply.

I have already checked the pin list F672 of the 10cx105 pinout file. The DDR address lines/connections are not specified in it. And also, the DDR data lines/signals like DQ0, DQ1, ......... DQ15, have been assigned to multiple pins. How can we confirm the proper connection?