Forum Discussion

New Contributor

4 years ago

Cyclone 10GX - Leakage between Vcc and 1V8 IO

Hello, during verifying power-up conditions I observed some strange behavior. During power supply sequencing, there can be seen some relation between povering Vcc (0V9) and 1V8 used for IO. Whe...

Ash_R_Intel

Regular Contributor

3 years ago

Hi,

There is a tRAMP time specified in the datasheet, within which all the power supplies should be up. Also there are some power-up sequencing considerations for the device. Please check the whole section of Power Management in GPIO handbook.

https://www.intel.com/content/www/us/en/docs/programmable/683775/current/power-on-reset-circuitry.html

Regards

Forum Discussion

Cyclone 10GX - Leakage between Vcc and 1V8 IO

Recent Discussions

Arria 10 GX RX max intra-differential pair skew

Cyclone 10 GX development board collaterals

Agilex 7 FPGA Availability on Cloud Platforms (AWS, Azure, GCP)?

AGRW027R28A2I2V Thermal Model

Why does PTA show zero W for F-tiles in Hierarchical Design Editor