PYtteOccasional Contributor4 years agoCyclone 10 LP unused PLL clkout signals I am reading through the "Intel® Cyclone® 10 LP Device Family Pin Connection Guidelines" and for PLL[1..4]_CLKOUTp and PLL[1..4]_CLKOUTn it just says "When not using these pins, connect them as def...Show More
Recent DiscussionsQuartus Prime Pro 25.1 fatal error during fitter: Windows "Efficiency mode" requiredInquiry regarding purchasing FPGA licensesCyclone 10 LP's Extended Industrial partsAgilex 7 F/I Series True Differential Input TerminationSolvedAgilex 7 F Series Transceiver Pins Allowed Voltages During Powerup/When UnpoweredSolved