Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
11 years ago

Cyclon V CvP problem

we use cyclone V device, and update the FPGA with CvP.

but we are confused with the update mode when choose the configuration scheme, should we use the passive serial or active serial?

please help

2 Replies

  • Altera_Forum's avatar
    Altera_Forum
    Icon for Honored Contributor rankHonored Contributor
    11 years ago

    From my brief reading of https://www.altera.com/content/dam/altera-www/global/en_us/pdfs/literature/ug/ug_cvp.pdf

    You can use either. Active serial is used when you want the FPGA to drive the clock to the serial device directly. (The FPGA is directly connected to a serial flash device and the FPGA will just program itself, with no external device required.

    In Pasive Serial mode, someone outside the FPGA is driving the clock/data pins. So here a external CPU or CPLD is typically controlling the programming sequence.

    For PCIe CvP, from what I can tell, you must still first program at least a basic configuration image via one of the other configuration schemes then your device can be seen on the PCIe bus for the rest of the configuration process.

    So to answer your question. If you have a CPU on the same board that has the flash space available, passive serial is an ok method. Otherwise Active serial is the smallest solution.

    Pete
  • Altera_Forum's avatar
    Altera_Forum
    Icon for Honored Contributor rankHonored Contributor
    11 years ago

    --- Quote Start ---

    From my brief reading of https://www.altera.com/content/dam/altera-www/global/en_us/pdfs/literature/ug/ug_cvp.pdf

    You can use either. Active serial is used when you want the FPGA to drive the clock to the serial device directly. (The FPGA is directly connected to a serial flash device and the FPGA will just program itself, with no external device required.

    In Pasive Serial mode, someone outside the FPGA is driving the clock/data pins. So here a external CPU or CPLD is typically controlling the programming sequence.

    For PCIe CvP, from what I can tell, you must still first program at least a basic configuration image via one of the other configuration schemes then your device can be seen on the PCIe bus for the rest of the configuration process.

    So to answer your question. If you have a CPU on the same board that has the flash space available, passive serial is an ok method. Otherwise Active serial is the smallest solution.

    Pete

    --- Quote End ---

    Hi Pete,

    Thanks for your reply.