Forum Discussion
Altera_Forum
Honored Contributor
Honored Contributorcyc3 LVDS_RX for camera link
I want to instantiate an ALTLVDS_RX megafunction and an external PLL in my design for the purpose of deserializing camera link video. The camera I am using runs at 65MHz for a pixel clock. ...
Altera_ForumHonored Contributor
Honored ContributorI can't answer the question in detail, but if you want to know which PLL settings are expected by the LVDS_RX block, you can implement a variant with internal PLL and see, how the PLL is set up.
An odd deserialization factor is involving a rather complex structure, because fast clock uisn't an integer multiply of slow clock.
