Forum Discussion
Altera_Forum
Honored Contributor
13 years agoYour code from post# 2 can basically work, if USBBUS is declared as inout and all variables assigned in the always block as reg.
Functional detail related to your application are a different thing, but you get legal Verilog syntax as a starting point.