Forum Discussion
Altera_Forum
Honored Contributor
13 years agoinout port bidir can be either a wire set by an assign statement or a reg set in the sequential code, but not both at a time.
I'm under the impression that you are overcomplicating a basically simple thing.