Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
7 years ago

Cpld max v - i2s

hello everybody I'am a beginner at the VHDL programming. I use CPLD Max V (5M570ZF256C5N) in my internship and I have to write a program in VHDL. the program is selection between two audio source...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
7 years ago

hello vikas

I simulated the test bench in RTL STIMULUS and I received these results.

I think there is an error in the adc signal.

imad bourja