Altera_ForumHonored Contributor15 years agoCPLD input pin disabling using DEV_OE pin Hello everybody, In the MAXII CPLD handbook there is mention made of a DEV_OE pin which can be used to tristate the outputs of a CPLD for certain cases. if this option is turned on, all ...Show More
Altera_ForumHonored Contributor15 years ago --- Quote Start --- what happens to the inputs in this situation --- Quote End --- Obviously nothing.
Recent DiscussionsThermal Resistance for 10M16SCU324A7GIP components used in the design have conflicting settings. Intel PCIE Ftile MCDMAAgilex 3 VCCLSENSE and GNDSENSEAgilex 7 JTAG Config Fails at 1% on Board #2 (Error 18950 / CONF_DONE Low) - But Board #1 WorksEPCQL512 and Remote Update IP ARRIA 10