Altera_ForumHonored Contributor15 years agoCPLD EPM570 outputs to VDD after programming Hello everybody, I am running into a fairly strange phenomenon in which I try and program a CPLD, and although I can see my debug pins in my top level bdf file as being there, they are als...Show More
Altera_ForumHonored Contributor15 years agoIn addition, are the pins stuck to VCCIO or have default weak pull-up (unconfigured state).
Recent DiscussionsCannot access SSLC portal for Questa LicenseWhy does PTA show zero W for F-tiles in Hierarchical Design EditorFPGA ECCN RequestAGRW027R28A2I2V Thermal ModelAGMF039R47A1E2V Compact Thermal ModelSolved