Controlling Burst Mode in software

Hi. I have a verilog module that buffers a considerable amount of samples and when the buffer gets full id like to empty the buffer using a Nios processor for some computations. Using single IOR istr...