Contraining source synchronous interfaces

It says "may be"

"By default, timing analysis operates on the assumption that data launched by the

rising clock edge is latched by the next rising clock edge. Source-synchronous

interfaces, however, often exhibit different behavior. Data may be latched by the same

edge that launches it, and source-synchronous DDR interfaces launch and latch data

on rising and falling clock edges"