Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
17 years ago

Connecting Altera FPGA to external Serializer/deserializer (LVDS)

Hello all; I'm trying to connect Serializer/deserially to FPGA. The reason is to transmitt or receive high speed serial data. To transmitt data, tclk from FPGA is required to supply to ...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
17 years ago

Sorry confusing you.

To answer your question, i'm using cyclone II FPGA. Anyway, let me describe the issue again. Let forgot the external Serializer/deserializer (LVDS).

i'm trying to generate 10Mhz clk from cyclone II FPGA. I found out the low-to-high transition time and high-to-low transition time are equal to 7.6ns.

Is there any way to get the fall/rise time less than 5ns???