Forum Discussion
Altera_Forum
Honored Contributor
10 years agoI suggest creating an HDL testbench and running the design in a proper simulator. Quartus Simulator is very limited and only runs gate level (ie. slow) simulation.
Try uising modelsim instead.