Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
12 years ago

Configuring 2 Cyclone III's from one EPCS16 Using 2.5V

Hello, My FPGA configuration signals an error by pulling the nStatus line down at the end of configuration and starting over (and over and over). 1. I am attempting to configure two EP3C4...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
12 years ago

Ok, I am back. Going home and fixing dinner for the kids comes earlier here in Illinois. Thank you for your suggestions. I will be trying out your suggestions as soon as I go get some coffee.

Also, over the weekend I was reading about the advanced functions in the "Convert Programming Files" utility. It appears that I can disable the Config Done error check, modify the "Program Length Count", and pad bytes onto the bitstream (http://www.altera.com/literature/hb/qts/qts_qii53022.pdf). Any experience with these adjustments ?

Coffee first.