Configuration bits for SEU

Hello,

In order to understand the reliability of a particular commercial Altera FPGAs under harsh radiation environment, we need to estimate configuration bits for different resources separately. Is there any public way to get it from or does any design flow option allows me to get this?

We are trying to determine the effects of SEUs on interconnect switch boxes.