Forum Discussion
Altera_Forum
Honored Contributor
16 years agoConfig 1S25 using CPLD
Hi,all I'm tring to use a CPLD to config EP1S25 in PS mode. I've see the datasheet and here's my promblem. When CONF_DONE goes high and config is done, do i need continue clkpulse on the DCLK pin ...
Altera_Forum
Honored Contributor
16 years agoThe answer to the first question is yes (as far as I know), to the second is surely no. In multiple FPGA configurations schemes, DCLK can be shared between mutiple devices and is ignored before and after configuration.