Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
16 years ago

Conf_done Is Not Going High.

Dear All, We have designed Stratix III(EP3SL340) FPGA development board. With that I am facing strange problem. We are using JTAG interface from Quartus by using USB Blaster to prog...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
16 years ago

Hi Kalidoss..

My best guess is you have a pin that is unassigned that moves around from build to build, and occasionally causes issues.

Look through the .pin file of a "Working" .sof and the broken .sof if you still have them, and see if you have any differences there.

The other thing to look for is to see if you have any warnings of pin with no exact location.

The weak pullup option mentioned above could also solve the issue if it's due to just a "floating" output causing the issue.

Pete