Altera_ForumHonored Contributor15 years agoConf_done Is Not Going High. Dear All, We have designed Stratix III(EP3SL340) FPGA development board. With that I am facing strange problem. We are using JTAG interface from Quartus by using USB Blaster to prog...Show More
Recent DiscussionsCyclone IV E – PLL Power Track Width Recommendation ClarificationOperating temperature for 10M08DCF256A7GSystem PLL of Agliex5 PCIE example design cannot be locked after configurationDownload links not workingJTAG Chain Broken on Agilex 7-I Dev Kit