Forum Discussion
Altera_Forum
Honored Contributor
12 years agoAs long as you have correctly constrained your design there won't be any problems. Timequest always use the delays of the fastest variant of the FPGA for hold requirements, even when you compile the design for a slower part, so the design will always work on a faster FPGA that what it was compiled for.