Altera_ForumHonored Contributor15 years agocode is simple, error is hard to understand excuse me, i m a beginner, so the question may be meaningless. I SIMPLY WROTE MY CODE LIKE: process(a_in , clk) begin if clk'event and clk='1' then c_out<=a_in; else c_ou...Show More
Altera_ForumHonored Contributor15 years agoWith HDLs, you have to forget about the language, and think about the hardware.
Recent DiscussionsCan you Validate MAX10 Date and Lot Code?HDMI example design errors with Agilex 7MAX10 RSU upgrade succeeds, but device boots Factory image instead of ApplicationVcm for the clock input pins of agilex5 E-series FPGA A5ED065BB32AE5SR0carry chain tdc