Altera_ForumHonored Contributor13 years agoClocking of transceiver in CIV GX Hello everyone! I want to use LVPECL clock generator for REFCLK input of transceiver. According to CIV Handbook, it is necessary to use AC coupling. Also there is the drawing of clocking sc...Show More
Recent DiscussionsRegarding Power-Up Sequence for Agilex 5Cyclone V SoC 5CSXC6 Series GXB Utilization and LimitationsHow to tell Quartus my Arria10 target system CLKUSR frequency is 100MHz?Agilex 3 PLL in Source Synchronous mode ?writing a word to cfm1 using on chip flash ip on max10