Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
13 years ago

Clocking of transceiver in CIV GX

Hello everyone! I want to use LVPECL clock generator for REFCLK input of transceiver. According to CIV Handbook, it is necessary to use AC coupling. Also there is the drawing of clocking sc...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
13 years ago

See table 6-10: Termination has to be off chip. There is no internal termation at all on clock inputs (nor on any other IO as far as I know).