Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
10 years ago

Clocked process triggered by pulse signal (VHDL question)

What I would like to do is to execute a clocked process whenever the rising edge of a pulse arrives. Here is my code: process (pulse, clk) variable newTrigger: std_logic:='0'; variable cnt: int...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
10 years ago

--- Quote Start ---

Then you need to synchronise the pulse with the clock

do an edge detect (register the s_pulse - synchronised pulse - and compare the registered version with current version).

When you detect an edge - then reset the cnt

PS. Why are you using variables? If you're a beignner, I highly suggest you use only signals.

--- Quote End ---

Is there any specific reason of using signals only instead of variables? Thanks.