Forum Discussion
Altera_Forum
Honored Contributor
Honored ContributorClock Pulse Generator
Hi, I need to generate a deterministic number of clock pulses, using PLL in Stratix device. Here is what I did: PLL --> clk0 --> counter module --> clkena1 --> clk1 I developed a coun...
Altera_ForumHonored Contributor
Honored Contributorone more question. When I used LPM, for example, LPM_FF from Quartus megafunction. Do I need to align the clock_enable to the falling edge of the clock OR it will be taken care by megafunction itself?
