Forum Discussion
Altera_Forum
Honored Contributor
8 years agoYou find some hints about clock inputs in the "MAX 10 FPGA Signal Integrity Design Guidelines". Simultaneous switching noise (SSN) is a sufficient reason why a built-in crystal oscillator would be a bad idea.