clock gate cell and constrains

​I'm using ARRIA10 FPGA, RTL Latch based gate clock have to be used because there is no enough gate clock cells ALTCLKCTRL in this FPGA. the RTL gate cell is shown below. always @(*...