Forum Discussion
Altera_Forum
Honored Contributor
14 years agoClock failed
I got these warnings in Quartus. Please help me fix. :) Warning: The master clock for this clock assignment could not be derived. Clock: pll|sd1|pll7|clk was not created.
Warning: Specifie...
Altera_Forum
Honored Contributor
14 years agoI'm sorry, but I don't see this critical warning when I synthesize this.
I attached the project with the report files (.rpt) when you look in the Static Timing Analyzer report (.sta.rpt) you will see that there is no such warning. Which version of Quartus are you using? The example you gave me was created for version 11.0. I use 11.1 with service pack 2.