Forum Discussion
Altera_Forum
Honored Contributor
Honored Contributorclock domain crossing between two PLLs (cyclone III)
hello! I use two PLLs in my design. One is reconfigurable and the the other one is not. If I use both PLLs to control one single circuit I always get trouble. (Example: The reconfigurable PLL gene...
Altera_ForumHonored Contributor
Honored ContributorThe latest after reconfiguring one PLL or setting diiferent frequencies, the clocks can't be synchronous any more. But individual binary signals can be easily synchronized by two DFFs, multi bit signals are more difficult, needing handshake synchronization or domain crossing FIFOs.
