Altera_ForumHonored Contributor15 years agoClock diff output need terminal resistance ? 3 Questions:Does terminal resistance needed in driving high speed ADC through difference clock output pin? How much is the jitter of CYCLONE3 pll output? How far should LVDS output pins away fro...Show More
Altera_ForumHonored Contributor15 years agoYou should, know if the ADC expects LVDS or high level diffential clock.
Recent DiscussionsCyclone-V SCFIFO - adding ECC to M10K/MLAB/Auto memoryWill serialization factor of 6 in LVDS serdes IP be supported in the future on Agilex5?System PLL of Agliex5 PCIE example design cannot be locked after configurationJTAG Chain Broken on Agilex 7-I Dev KitRequest for Cyclone V Pinout File Information