clkn input clock can not drive PLL on stratixII

I'm working on StratixII device, and in would like to inject a clock on the CLK9n input pin of my FPGA to drive a PLL. When looking at the Stratix II Device Handbook, it is possible to do that by ...