Forum Discussion

Honored Contributor

8 years ago

Choosing Cyclone IV device/speed grade

Hi all, I have been developing a system on a DE0-NANO development board (which has a speed grade 6 device) and am now ready to move the design onto a purpose built PCB. My current HDL design...

Altera_Forum

Honored Contributor

8 years ago

I have not worked with SPI previously, but I guess it shouldn't be too different from the ones below:

http://www.alterawiki.com/wiki/timing_constraints

Constrain SPI core example:

http://www.alterawiki.com/wiki/constrain_spi_core

Regarding your .sdc file, I believe it is sufficient for the clocks within the system. I would be interested to hear from other developers on this forum as well :)

Forum Discussion

Choosing Cyclone IV device/speed grade

Recent Discussions

Quartus Prime Pro 25.1 fatal error during fitter: Windows "Efficiency mode" required

Inquiry regarding purchasing FPGA licenses

Cyclone 10 LP's Extended Industrial parts

Agilex 7 F/I Series True Differential Input Termination

Agilex 7 F Series Transceiver Pins Allowed Voltages During Powerup/When Unpowered