Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
19 years ago

Checking FPGA for LE damage

Hello, We have a good reason to believe that an ACEX 1K FPGA on one of our board has some physical damage, i.e. some malfunctioning logic elements. Is there any standard way to test this ? I ca...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
19 years ago

Hi there

SignalTap is not supported by ACEX.

Personally I don't think that only one LE is damaged - in this case the config probably would also fail in first place.

It is also not possible to read back the config stream.

Maybee you could fill in a large serial fifo....but I guess the best way is to desolder and mount a new one.

regards

Daniel