Forum Discussion
Altera_Forum
Honored Contributor
14 years agoCascading CPLDs on different PCBs
I'm designing a basic harness continuity checker based on shift registers implemented in Max V CPLDs. I'm aiming for a modular/extendable PCB design for the project as it has several benefits (cost, ...
Altera_Forum
Honored Contributor
14 years ago --- Quote Start --- You don't. Each CPLD synchronizes the serial data to its own clock domain. The I/Os would update on the rising-edge of the shift clock, as detected in the synchronized domain (within a couple of clocks of each oscillator), or you can use the serial clock to update it. --- Quote End --- Ah, so each daughter-board as it's own oscillator. I think I'll go with an oscillator then. But if feeding the clock to just one pin is ok, why does the CPLD have as much as 4 dedicated pins for the clock? Not that I'm complaining, just want to know.