Altera_ForumHonored Contributor9 years agoCan't close timing on one clock domain Hi, I've been struggling to close timing on one clock domain in my design, happens to be the one with all my control logic/ nios on it so is kind of important for getting into functional test....Show Moremultiple-attachments.zip334 KB
Recent DiscussionsImplementation of lower data rate.eFUSE : Agilex F series and AGilex I series PCIe cardIP components used in the design have conflicting settings. Intel PCIE Ftile MCDMAEP4CGX22CF19C8N Failure Short D8 to C8Cold Temperature Issue