Forum Discussion

NHn's avatar
NHn
Icon for New Contributor rankNew Contributor
7 years ago

Can you suggest us any settings on transmitter side to enhance the signal so that the signal seen on our daughter card is clean at 10Gbps? Is there any limitation of SerDes in Cyclone10GX for using at 10Gbps? Eyediagram is attached for your reference.

We are using Cyclone 10GX development board for our project. We have designed a FMC daughter card for using it with the FPGA board. The Signal Integrity on our daughter card is closed at >10Gbps data...
NHn's avatar
NHn
Icon for New Contributor rankNew Contributor
7 years ago

Can anyone from Intel answer to my question? We are using your FPGA, software tools and you have changed the support policies and now we are stuck.

Naveen