Altera_ForumHonored Contributor16 years agoCan I use ALTPLL in Cyclone II in this way? The clock in my project is transmitting by LVDS. Can I use ALTPLL in Cyclone II in this way : I connect clk+ to LVDSCLK0p, clk- to LVDSCLK0n, then I use a ALTPLL in my design, its output c0 co...Show More
Recent DiscussionsWill serialization factor of 6 in LVDS serdes IP be supported in the future on Agilex5?System PLL of Agliex5 PCIE example design cannot be locked after configurationJTAG Chain Broken on Agilex 7-I Dev KitRequest for Cyclone V Pinout File InformationCyclone 10 LP's Extended Industrial parts