Altera_ForumHonored Contributor18 years agoCalculating jitter I see a PLL output jitter spec of 25mUI for clocks less than 100MHz. Does anyone know how to calculate the output jitter with this spec?
Altera_ForumHonored Contributor18 years ago25x10ˆ-3 (10ns) = 250ps Where 10ns is the period of the clock you are using.
Recent DiscussionsAvalon-ST configuration with Agilex 3 failsCyclone IV E – PLL Power Track Width Recommendation ClarificationOperating temperature for 10M08DCF256A7GSystem PLL of Agliex5 PCIE example design cannot be locked after configurationDownload links not working