Altera_ForumHonored Contributor19 years agoCalculating jitter I see a PLL output jitter spec of 25mUI for clocks less than 100MHz. Does anyone know how to calculate the output jitter with this spec?
Altera_ForumHonored Contributor19 years ago25x10ˆ-3 (10ns) = 250ps Where 10ns is the period of the clock you are using.
Recent DiscussionsCyclone 10 LP True DPRAM IPHas the 5AGXFB7K4F40I3G updated the process to replace the steel lid with the glass lid after 2021Cyclone V SoC 5CSXC6 Series GXB Utilization and LimitationsMAX10 and CycloneV GX 25'C、35'C MTBFQuartus and power domain