Forum Discussion
DeanK77
New Contributor
2 years agoC10 GX Passive parallel configuration issue, not using PFL module
I have a PCBA that is setup in the following manner with the D[7:0] not going through the CPLD but rather is in a "flyby" type configuration. The FPGA (C10 GX) FPGA code has a Nios in it that runs f...
Farabi_Altera
Regular Contributor
2 years agoHello,
I am returning this case back to community. If you have new question, please raise new ticket, we will be happy to support.
regards,
Farabi