Block design file v. Verilog

Hi, I first tried to implement a (faaast) PWM using bdf schematic input. Runs quite good, but as things going more sophisticated (altering signal amplitude during runtime) I implement it in Verilog...