Bitstream compression and decompression architecture for fpga

I was carrying out my master thesis product to improve bitstream compression and decompression architecture for fpga i need material for already existing architecture used in altera fpga device please help me out