Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
10 years ago

bemicro MAX 10 board time constraint

am working on adding the SLS SD/eMMC card adapter to my BEMICRO MAX 10 board, the tutorial was originally written for cyclone III... Was wondering if anyone knew if the timings had to change

heres a shot of the PDF

http://www.alteraforum.com/forum/attachment.php?attachmentid=11746&stc=1

the .sdc code reads in the pdf

create_clock -name osc_clock -period 20.833 [get_ports osc_clk]

derive_pll_clocks

derive_clock_uncertainty

is this right ?

1 Reply

  • Altera_Forum's avatar
    Altera_Forum
    Icon for Honored Contributor rankHonored Contributor
    10 years ago

    Is the frequency of the clock driven into the BeMicro board's 'osc_clk' pin the same as it was on the Cyclone III solution? - i.e. 48MHz. If so, the constraints look fine.

    Cheers,

    Alex