Asynchronous v. Synchronous Logic

Hi John,

Thanks for the thoughts. Am using an old 80196. Address is always valid on falling edge of ALE. Reads and writes are valid on rising edges of RDn and WRn. For each signal, the data remains valid for approximately 30ns AFTER the corresponding edge. While a rising edge ALE would work, the address remains valid (and subsequently the data remains valid) for the 30ns after the RDn or WRn transitions high.

ME